![]() ![]() `TEST_BENCH_INIT("example_fifo_tb",`NUM_TEST_CASES,`NS_PER_TICK) This documentation is from UHD 3.x but is included here due to its continued use.īelow is a sample legacy SystemVerilog testbench.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |